

Fig. 1a
(PRIOR ART)



Fig. 1b
(PRIOR ART)

FIGURE 2a



FIGURE 2b

FIGURE 3


Down-Bridge
106
UTOPIA I/F
UTOPIA Interface
101
FIFO
102
105
Down-Bridge Flow Control
Transmission Convergence Sub-Layer Assembler
107
120
121
LVDS Tx PHY
123
LVDS I/F
PRBS BER
119
Up-Bridge Flow Control
Multi-port Traffic Buffer
103
104
110
Transmission Convergence Sub-Layer DisAssembler
122
LVDS Rx PHY
125
109a
109b
117a
117b
303
305
Tx ECC
Rx ECC
115
113
CPU Interface
Embedded Control Channel
JTAG and Test
111
Up-Bridge
108
CPU
135

FIGURE 4


TxCLAV0
TxENB0
RxENB0
RxCLAV0
TxCLAV1
TxENB1
RxENB1
RxCLAV1
TxCLAV7
TxENB7
RxENB7
RxCLAV7
Sub-Port 0
Sub-Port 1
Sub-Port 7
PHY 0:0
PHY 1:0
PHY 30:0
PHY 0:1
PHY 1:1
PHY 30:1
PHY 0:7
PHY 1:7
PHY 30:7
Port 0
Port 1
Port 30
Port 30
Sub-Port 0
Sub-Port 1
Sub-Port 7

FIGURE 5


External TxClk
UUBClk
TxSOC
TxData[15:0]
TxParity
TxAddr[4:0]
TxCLAV[0]
TxENB[0]
Sub-Port 0
PHY 0:0
PHY 1:0
PHY 30:0
RxENB[0]
RxCLAV[0]
RxAddr[4:0]
RxParity
RxData[15:0]
RxSOC
UDBClk
External RxClk
160
Other Sub-Ports

FIGURE 6


UTOPIA
ATM Layer
UTOPIA
PHY Layer
219
LVDS
Serial Links
UTOPIA
ATM Layer
UTOPIA
PHY Layer
221
213
100
UTOPIA-LVDS
Bridge
201
100
UTOPIA-LVDS
Bridge
211
Multiple
PHY
Layer
Devices
[Ports 0-15]
215
ATM
Layer
Device
2
UTOPIA-LVDS
Bridge
203
UTOPIA-LVDS
Bridge
209
Multiple
PHY
Layer
Devices
[Ports 16-20]
217
UTOPIA-LVDS
Bridge
205
UTOPIA-LVDS
Bridge
207
Multiple
PHY
Layer
Devices
[Ports 21-30]

FIGURE 7

Field	Fixed/Variable	Bytes
User Prepend	Variable	0, 2, 4, 6, 8, 10, 12
Cell Header	Fixed	4
UDF 1/2	Variable (On/Off)	2, 0 in 16 bit mode 1, 0 in 8 bit mode
Payload	Fixed	48
User Append	Variable	0, 2, 4, 6, 8, 10, 12

FIGURE 8



FIGURE 9

Bit	7	6	5	4	3	2	1	0
Function	MPHY Port Address 0-31					Reserved		

FIGURE 10

Flow Control 3		Flow Control 2	Flow Control 1	Flow Control 0
Res	Ports 30 - 24	Ports 23 - 16	Ports 15- 8	Ports 7 - 0

FIGURE 11

TC0 Flow Control 3 Flow Control 2	**TC1** Flow Control 1 Flow Control 0	**TC2** Flow Control 3 Flow Control 2	**TC3** Flow Control 1 Flow Control 0	**TC4** Flow Control 3 Flow Control 2	**TC5** Flow Control 1 Flow Control 0	**TC6** Alarm/Sig. Link Labels
TC7 Flow Control 3 Flow Control 2	**TC8** Flow Control 1 Flow Control 0	**TC9** Flow Control 3 Flow Control 2	**TC10** Flow Control 1 Flow Control 0	**TC11** Flow Control 3 Flow Control 2	**TC12** Flow Control 1 Flow Control 0	**TC13** ECC1 ECC2
TC14 Flow Control 3 Flow Control 2	**TC15** Flow Control 1 Flow Control 0	**TC16** Flow Control 3 Flow Control 2	**TC17** Flow Control 1 Flow Control 0	**TC18** Flow Control 3 Flow Control 2	**TC19** Flow Control 1 Flow Control 0	**TC20** ECC3 ECC4
TC21 Flow Control 3 Flow Control 2	**TC22** Flow Control 1 Flow Control 0	**TC23** Flow Control 3 Flow Control 2	**TC24** Flow Control 1 Flow Control 0	**TC25** Flow Control 3 Flow Control 2	**TC26** Flow Control 1 Flow Control 0	**TC27** BIP16
TC28 Flow Control 3 Flow Control 2	**TC29** Flow Control 1 Flow Control 0	**TC30** Flow Control 3 Flow Control 2	**TC31** Flow Control 1 Flow Control 0	**TC32** Flow Control 3 Flow Control 2	**TC33** Flow Control 1 Flow Control 0	**TC34** Reserved
TC35 Flow Control 3 Flow Control 2	**TC36** Flow Control 1 Flow Control 0	**TC37** Flow Control 3 Flow Control 2	**TC38** Flow Control 1 Flow Control 0	**TC39** Flow Control 3 Flow Control 2	**TC40** Flow Control 1 Flow Control 0	**TC41** ECC5 ECC6
TC42 Flow Control 3 Flow Control 2	**TC43** Flow Control 1 Flow Control 0	**TC44** Flow Control 3 Flow Control 2	**TC45** Flow Control 1 Flow Control 0	**TC46** Flow Control 3 Flow Control 2	**TC47** Flow Control 1 Flow Control 0	**TC48** ECC7 ECC8
TC49 Flow Control 3 Flow Control 2	**TC50** Flow Control 1 Flow Control 0	**TC51** Flow Control 3 Flow Control 2	**TC52** Flow Control 1 Flow Control 0	**TC53** Flow Control 3 Flow Control 2	**TC54** Flow Control 1 Flow Control 0	**TC55** BIP16

FIGURE 12

Bit	7	6	5	4	3	2	1	0
Function	RLOSA	RLOSB	RBA	RDSLL	EVN	ESSA	ESSB	Res

FIGURE 13

Number of Transport Containers in Frame (8 rows x 7 columns)	56
Bytes per Frame for Remote Alarms and Signalling	1
Bytes per Frame for Link Label	1
Bytes per Frame for ECC	8
Bytes per Frame Reserved	2
Bytes per Frame for BIP16	4
Bytes per Frame for OAM	16
Bytes per Frame for Flow Control	96
Bytes per Frame for F Channel	112

FIGURE 14

Link BW - Mbps	800	800
Container size - Bytes	56	68
Remote alarm BW - Mbps	0.26	0.21
Link Label BW - Mbps	0.26	0.21
ECC BW - Mbps	2.04	1.68
Reserved BW - Mbps	0.51	0.42
BIP16 BW - Mbps	1.02	0.84
OAM BW - Mbps	4.08	3.36
Flow Control BW - Mbps	24.49	20.17
F Channel BW - Mbps	28.57	23.53

FIGURE 15

Link BW - Mbps	800	800
Container size - Bytes	56	68
Remote alarm BW%	0.03	0.03
Link Label BW%	0.03	0.03
ECC BW%	0.26	0.21
Reserved BW%	0.06	0.05
BIP16 BW%	0.13	0.10
OAM BW%	0.51	0.42
Flow Control BW%	3.06	2.52
F Channel BW%	3.57	2.94

FIGURE 16

Meaning	Sequence	Address	Data
UNLOCK Sequence	1st write	0x00	0x00
	2nd write	0x01	0xFF
LOCK Sequence	1st write	0x00	0xDE
	2nd write	0x01	0xAD

FIGURE 17

Performance Counter	Associated Alarm	Comments
RAHECC2 - RAHECC0 (Section 7.27)	RAXHEC - Rx Port A Excessive HEC Errors. (Section 7.31)	Rx Port A 24-bit errored HEC counter. Mission mode Up-Bridge receive direction HEC monitoring.
RABIPC2 - RABIPC0 (Section 7.29)	RAXBIP - Rx Port A Excessive BIP Errors. (Section 7.31)	Rx Port A 24-bit errored BIP counter. Mission mode link error monitoring.
RABEC2 - RABEC0 (Section 7.39)	None.	Rx Port A 24-bit Bit Error Counter. Non-mission mode Bit Error counter with PRBS data over LVDS link.
RBHECC2 - RBHECC0 (Section 7.46)	RBXHEC - Rx Port B Excessive HEC Errors. (Section 7.50)	Rx Port B 24-bit errored HEC counter. Mission mode Up-Bridge receive direction HEC monitoring.
RBBIPC2 - RBBIPC0 (Section 7.48)	RBXBIP - Rx Port B Excessive BIP Errors. (Section 7.50)	Rx Port B 24-bit errored BIP counter. Mission mode link error monitoring.
RBBEC2 - RBBEC0 (Section 7.58)	None.	Rx Port b 24-bit Bit Error Counter. Non-mission mode Bit Error counter with PRBS data over LVDS link.
RAU2DLBC (Section 7.35)	U2DLBC - Up-2-Down Loopback Cell Count Change. Loopback cell(s) received on LVDS interface. (Section 7.72)	Rx Port A 8-bit Loopback cell counter. Mission mode diagnostic aid.
RBU2DLBC (Section 7.54)	U2DLBC - Up-2-Down Loopback Cell Count Change. Loopback cell(s) received on LVDS interface. (Section 7.72)	Rx Port B 8-bit Loopback cell counter. Mission mode diagnostic aid.
D2ULBCC (Section 7.71)	D2ULBC - Down-2-Up Loopback Cell Count Change. Loopback cell(s) received on UTOPIA interface. (Section 7.72)	UTOPIA Interface 8-bit Loopback cell counter. Mission mode diagnostic aid.

FIGURE 18A

Alarms	Description
LLOSC (Section 7.10)	Change of Status on LLOSA or LLOSB.
LLOSA (Section 7.10)	Loss of Signal on LVDS receive Port A.
LLOSB (Section 7.10)	Loss of Signal on LVDS receive Port B.
ETXBR (Section 7.10)	ECC transmit buffer ready for new message.
RALLC (Section 7.23)	Receive Port A. Link Label Change of value.
RALLM (Section 7.23)	Receive Port A. Link Label Mismatch between expected and received value.
RALCS (Section 7.23)	Receive Port A. Change of Status on RALDSLL, RALTCLL or RALFLL.
RALDSLL (Section 7.23)	Receive Port A. Descrambler Loss of Lock.
RALTCLL (Section 7.23)	Receive Port A. Transport Container delineation Loss of Lock.
RALFLL (Section 7.23)	Receive Port A. Frame delineation Loss of Lock.
ERABF (Section 7.23)	Receive Port A. ECC Receive Buffer Full - contains valid new message.
RARCS (Section 7.33)	Receive Port A. Remote Change of Status on RARLOSA, RARLOSB, RARBA or RARDSLL.
RARLOSA (Section 7.33)	Receive Port A. Remote Loss of Signal on LVDS receive Port A.
RARLOSB (Section 7.33)	Receive Port A. Remote Loss of Signal on LVDS receive Port B.
RARBA (Section 7.33)	Receive Port A. Remote Active receive port B or A.
RARDSLL (Section 7.33)	Receive Port A. Remote Descrambler Loss of Lock.
RBLLC (Section 7.42)	Receive Port B. Link Label Change of value.
RBLLM (Section 7.42)	Receive Port B. Link Label Mismatch between expected and received value.
RBLCS (Section 7.42)	Receive Port B. Change of Status on RBLDSLL, RBLTCLL or RBLFLL.
RBLDSLL (Section 7.42)	Receive Port B. Descrambler Loss of Lock.
RBLTCLL (Section 7.42)	Receive Port B. Transport Container delineation Loss of Lock.
RBLFLL (Section 7.42)	Receive Port B. Frame delineation Loss of Lock.
ERBBF (Section 7.42)	Receive Port B. ECC Receive Buffer Full - contains valid new message.
RBRCS (Section 7.52)	Receive Port B. Remote Change of Status on RBRLOSA, RBRLOSB, RBRBA or RBRDSLL

FIGURE 18B

RBRLOSA (Section 7.52)	Receive Port B. Remote Loss of Signal on LVDS receive Port A.
RBRLOSB (Section 7.52)	Receive Port B. Remote Loss of Signal on LVDS receive Port B.
RBRBA (Section 7.52)	Receive Port B. Remote Active receive port B or A.
RBRDSLL (Section 7.52)	Receive Port B. Remote Descrambler Loss of Lock.
PDULA (Section 7.72)	PDU Length greater than 64 bytes.
CTFRA (Section 7.72)	Cell Transfer error on UTOPIA interface.
UPRTY (Section 7.72)	Parity error detected on UTOPIA interface.
FIBOVA (Section 7.72)	FIB buffer overflow (down-bridge).
MTBSOVA (Section 7.72)	MTB Soft Overflow. One or more of the 31 MTB queues has exceeded its programmed threshold (up-bridge).
MTBHOVA (Section 7.72)	MTB Hard Overflow. The MTB queue has overflowed (up-bridge).

FIGURE 19

LineLB_LVDS	Physical loopback at the LVDS interface. Loop traffic entering the LVDS interface back out of the device.
LocalLB_LVDS	Physical loopback at the LVDS interface. Loop traffic exiting the LVDS interface back into the device.
Up2Down_ATM	ATM loopback. Route defined cell entering the device at the LVDS interface back out.
Down2Up_ATM	ATM loopback. Route defined cell entering the device at the UTOPIA interface back out.

FIGURE 20



FIGURE 21 A

Signal Name	Description	Width	Signal Type	Polarity	Notes
UTOPIA INTERFACE					
U_TxData [15:0]	Transmit data bus.	16	BiDir note 2		
U_TxParity	Transmit data bus parity bit.	1	BiDir note 2		
U_TxCLAV [7:1]	Transmit cell available - Extended.	7	Input note 3	Active High	Pull Down
U_TxCLAV [0]	Transmit cell available - Normal/Extended.	1	BiDir note 1	Active High	Pull Down
U_TxENB [7:1]	Enable Data transfers - Extended.	7	Output note 3	Active Low	
U_TxENB [0]	Enable Data transfers - Normal/Extended.	1	BiDir note 2	Active Low	
U_TxSOC	Transmit Start Of Cell.	1	BiDir note 2	Active High	
U_TxAddr[4:0]	Address of MPHY device being selected.	5	BiDir note 2		
U_RxData [15:0]	Receive data bus.	16	BiDir note 1		
U_RxParity	Receive data bus parity bit.	1	BiDir note 1		
U_RxCLAV [7:1]	Receive cell available - Extended.	7	Input note 3	Active High	Pull Down
U_RxCLAV [0]	Receive cell available - Normal/Extended.	1	BiDir note 1	Active High	Pull Down
U_RxENB [7:1]	Enable Data transfers - Extended.	7	Output note 3	Active Low	
U_RxENB [0]	Enable Data transfers - Normal/Extended.	1	BiDir note 2	Active Low	
U_RxSOC	Receive Start Of Cell.	1	BiDir note 1	Active High	
U_RxAddr[4:0]	Address of MPHY device being selected.	5	BiDir note 2		
U_UDBClk	Input transfer clock.	1	Input note 4		
U_UUBClk	Output transfer clock.	1	Input note 5		
LVDS INTERFACE					
LVDS_ADout[+,-]	A Serial data differential outputs.	2	Output		
LVDS_BDout[+,-]	B Serial data differential outputs.	2	Output		
LVDS_ADenb	Serial transmit data A output enable.	1	Input	Active High	Pull Up
LVDS_BDenb	Serial transmit data B output enable.	1	Input	Active High	Pull Up
LVDS_TxPwdn	Transmit section Power Down.	1	Input	Active Low	Pull Up
LVDS_Synch	External control for transmission of SYNCH patterns on serial interface.	1	Input	Active High	Pull Down
LVDS_TxClk	Transmit clock.	1	Input		
LVDS_ADin[+,-]	Port A Serial data differential inputs.	2	Input		
LVDS_ALock_n	PortA Clock recovery lock status.	1	Output		
LVDS_ARxClk	PortA Recovered clock.	1	Output		
LVDS_ARefClk	PortA Reference clock for receive PLLs.	1	Input		
LVDS_APwdn	PortA Power Down.	1	Input	Active Low	Pull Up

FIGURE 21β

VDS_BDin[+,-]	PortB Serial data differential inputs.	2	Input		
VDS_BLock_n	PortB Clock recovery lock status.	1	Output		
VDS_BRxClk	PortB Recovered clock.	1	Output		
VDS_BRefClk	PortB Reference clock for receive PLLs.	1	Input		
VDS_BPwdn	PortB Power Down.	1	Input	Active Low	Pull Up
leserved	Reserved for divide by 2 of recovered clock.	1	Output		
leserved	Reserved for 8kHz from recovered clock.	1	Output		
PU & GENERAL CONTROL					
PU_cs	Select signal used to validate the address bus for read and write data transfers.	1	Input	Active Low	
PU_rd (CPU_ds)	Read or Data Strobe, depending on CPU_BusMode.	1	Input	Active Low	
PU_wr (CPU_rnw)	Write or Read/Write, depending on CPU_BusMode.	1	Input	Active Low (Write)	
PU_int	Interrupt request line.	1	Output	Active Low	Open Drain
PU_Data[7:0]	Data bus.	8	BiDir		
PU_Addr[7:0]	Address bus.	8	Input		
PU_BusMode	Mode select for bus protocol.	1	Input		Pull Down
PIO [3:0]	General Purpose Input/Output.	4	BiDir		
eset_n	Chip reset.	1	Input	Active Low	Pull Up
TAG TEST INTERFACE					
TAG_CLK	Test clock.	1	Input		
TAG_Reset	Test circuit reset.	1	Input	Active Low	Pull Up
TAG_TMS	Test Mode Select.	1	Input		Pull Up
TAG_TDI	Test Data In.	1	Input		
TAG_TDO	Test Data Out.	1	Output		
est_se	Scan enable.	1	Input	Active High	Pull Down
est_bus	Internal Data Bus access between UTOPIA and LVDS sections	16	BiDir note6 note7		
est_bus_dir	Test Data Bus Direction	1	Input note7		Pull Up
est_bus_sel	Test Data bus output mux select	3	Input note7		Pull Down
Functional I/O		135			
LVDS VDD/VSS	3.3v LVDS power	43			
LS VDD	3.3v Level Shifter power	2			
ESD		1			
CVDD/CVSS	2.5v Core Power	6			

FIGURE 21

IOVDD/IOVSS	3.3v I/O ring power	8
Total Power		61
Spare		1
TOTAL PINS		196

FIGURE 22 A

Register Name	Address	Software Lock	Reset Value	Section and Description
LK0	0x00	N	0x00	7.1 Software Lock 1
LK1	0x01	N	0x00	7.1 Software Lock 2
D	0x02	N	0x01	7.2 Version Identification
CS	0x03	Y	0x05	7.3 General Control and Status
C	0x04	Y	0x3B	7.4 LVDS Control
DUCFG	0x05	Y	0x00	7.5 PDU Configuration
	0x06	N	0x00	7.6 Interrupt Source
E	0x07	N	0x00	7.7 Interrupt Source Enables
SC	0x08	Y	0x3B	7.8 Link Status and Control
LL	0x09	N	0x00	7.9 Transmit Link Label
TXRXA	0x0A	N	0x01	7.10 ECC Transmit Buffer and Receive LVDS Alarms
TXRXIE	0x0B	N	0x00	7.11 ECC Transmit Buffer and Receive LVDS Interrupt Enables
TXSD	0x0C	N	0x00	7.12 ECC Transmit Buffer Send
TXD7	0x0D	N	0x00	7.13 ECC Transmit Buffer 7
TXD6	0x0E	N	0x00	7.13 ECC Transmit Buffer 6
TXD5	0x0F	N	0x00	7.13 ECC Transmit Buffer 5
TXD4	0x10	N	0x00	7.13 ECC Transmit Buffer 4
TXD3	0x11	N	0x00	7.13 ECC Transmit Buffer 3
TXD2	0x12	N	0x00	7.13 ECC Transmit Buffer 2
TXD1	0x13	N	0x00	7.13 ECC Transmit Buffer 1
TXD0	0x14	N	0x00	7.13 ECC Transmit Buffer 0
PIO	0x15	N	0xF0	7.14 General Purpose Input/Output
ERRCTL	0x16	Y	0x00	7.15 Test Error Control
RRBIP1	0x17	Y	0x00	7.16 BIP Error Mask 1
RRBIP0	0x18	Y	0x00	7.16 BIP Error Mask 0
RRHEC	0x19	Y	0x00	7.17 HEC Error Mask 0
LBC	0x1A	N	0x00	7.18 ATM and LVDS Loopback Control
LBMP	0x1B	N	0x00	7.19 ATM Loopback Cell MPhy
LBCF3	0x1C	N	0x00	7.20 ATM Loopback Cell Format 3
LBCF2	0x1D	N	0x00	7.20 ATM Loopback Cell Format 2

FIGURE 22b

Register Name	Address	Software Lock	Reset Value	Section and Description
ALBCF1	0x1E	N	0x00	7.20 ATM Loopback Cell Format 1
ALBCF0	0x1F	N	0x00	7.20 ATM Loopback Cell Format 0
RALL	0x20	N	0x00	7.21 Receive Port A Link Label
RAELL	0x21	N	0x00	7.22 Receive Port A Expected Link Label
RALA	0x22	N	0x00	7.23 Receive Port A Local Alarms
RALIE	0x23	N	0x00	7.24 Receive Port A Local Interrupt Enables
RACTL	0x24	Y	0x01	7.25 Receive Port A Control
Reserved	0x25			
ERAD7	0x26	N	0x00	7.26 ECC Receive Buffer A 7
ERAD6	0x27	N	0x00	7.26 ECC Receive Buffer A 6
ERAD5	0x28	N	0x00	7.26 ECC Receive Buffer A 5
ERAD4	0x29	N	0x00	7.26 ECC Receive Buffer A 4
ERAD3	0x2A	N	0x00	7.26 ECC Receive Buffer A 3
ERAD2	0x2B	N	0x00	7.26 ECC Receive Buffer A 2
ERAD1	0x2C	N	0x00	7.26 ECC Receive Buffer A 1
ERAD0	0x2D	N	0x00	7.26 ECC Receive Buffer A 0
RAHECC2	0x2E	N	0x00	7.27 Receive Port A HEC Count 2
RAHECC1	0x2F	N	0x00	7.27 Receive Port A HEC Count 1
RAHECC0	0x30	N	0x00	7.27 Receive Port A HEC Count 0
RAHECT2	0x31	N	0xFF	7.28 Receive Port A HEC Threshold 2
RAHECT1	0x32	N	0xFF	7.28 Receive Port A HEC Threshold 1
RAHECT0	0x33	N	0xFF	7.28 Receive Port A HEC Threshold 0
RABIPC2	0x34	N	0x00	7.29 Receive Port A BIP Count 2
RABIPC1	0x35	N	0x00	7.29 Receive Port A BIP Count 1
RABIPC0	0x36	N	0x00	7.29 Receive Port A BIP Count 0
RABIPT2	0x37	N	0xFF	7.30 Receive Port A BIP Threshold 2
RABIPT1	0x38	N	0xFF	7.30 Receive Port A BIP Threshold 1
RABIPT0	0x39	N	0xFF	7.30 Receive Port A BIP Threshold 0
RAPA	0x3A	N	0x00	7.31 Receive Port A Performance Alarms
RAPIE	0x3B	N	0x00	7.32 Receive Port A Performance Interrupt Enables
RARA	0x3C	N	0x0D	7.33 Receive Port A Remote Alarms
RARIE	0x3D	N	0x00	7.34 Receive Port A Remote Interrupt Enables
RAU2DLBC	0x3E	N	0x00	7.35 Receive Port A ATM Up2Down Loopback Cell Count

FIGURE 22 C

Register Name	Address	Software Lock	Reset Value	Section and Description
Unused	0x3F			
RACDT	0x40	Y	0x78	7.36 Receive Port A Cell Delineation Thresholds
RAFDT	0x41	Y	0x78	7.37 Receive Port A Frame Delineation Thresholds
RADSLKT	0x42	Y	0x88	7.38 Receive Port A Descrambler Lock Thresholds
RABEC2	0x43	N	0x00	7.39 Receive Port A Bit Error Count 2
RABEC1	0x44	N	0x00	7.39 Receive Port A Bit Error Count 1
RABEC0	0x45	N	0x00	7.39 Receive Port A Bit Error Count 0
Unused	0x46			
Reserved	0x47			
Reserved	0x48			
Unused	0x49 to 0x56			
Reserved	0x57			
Reserved	0x58			
Reserved	0x59			
Reserved	0x5A			
Unused	0x5B			
Reserved	0x5C			
Reserved	0x5D			
Reserved	0x5E			
Reserved	0x5F			
RBLL	0x60	N	0x00	7.40 Receive Port B Link Label
RBELL	0x61	N	0x00	7.41 Receive Port B Expected Link Label
RBLA	0x62	N	0x00	7.42 Receive Port B Local Alarms
RBLIE	0x63	N	0x00	7.43 Receive Port B Local Interrupt Enables
RBCTL	0x64	Y	0x01	7.44 Receive Port B Control
Reserved	0x65			
ERBD7	0x66	N	0x00	7.45 ECC Receive Buffer B 7
ERBD6	0x67	N	0x00	7.45 ECC Receive Buffer B 6
ERBD5	0x68	N	0x00	7.45 ECC Receive Buffer B 5
ERBD4	0x69	N	0x00	7.45 ECC Receive Buffer B 4
ERBD3	0x6A	N	0x00	7.45 ECC Receive Buffer B 3
ERBD2	0x6B	N	0x00	7.45 ECC Receive Buffer B 2

FIGURE 22D

Register Name	Address	Software Lock	Reset Value	Section and Description
ERBD1	0x6C	N	0x00	7.45 ECC Receive Buffer B 1
ERBD0	0x6D	N	0x00	7.45 ECC Receive Buffer B 0
RBHECC2	0x6E	N	0x00	7.46 Receive Port B HEC Count 2
RBHECC1	0x6F	N	0x00	7.46 Receive Port B HEC Count 1
RBHECC0	0x70	N	0x00	7.46 Receive Port B HEC Count 0
RBHECT2	0x71	N	0xFF	7.47 Receive Port B HEC Threshold 2
RBHECT1	0x72	N	0xFF	7.47 Receive Port B HEC Threshold 1
RBHECT0	0x73	N	0xFF	7.47 Receive Port B HEC Threshold 0
RBBIPC2	0x74	N	0x00	7.48 Receive Port B BIP Count 2
RBBIPC1	0x75	N	0x00	7.48 Receive Port B BIP Count 1
RBBIPC0	0x76	N	0x00	7.48 Receive Port B BIP Count 0
RBBIPT2	0x77	N	0xFF	7.49 Receive Port B BIP Threshold 2
RBBIPT1	0x78	N	0xFF	7.49 Receive Port B BIP Threshold 1
RBBIPT0	0x79	N	0xFF	7.49 Receive Port B BIP Threshold 0
RBPA	0x7A	N	0x00	7.50 Receive Port B Performance Alarms
RBPIE	0x7B	N	0x00	7.51 Receive Port B Performance Interrupt Enables
RBRA	0x7C	N	0x0D	7.52 Receive Port B Remote Alarms
RBRIE	0x7D	N	0x00	7.53 Receive Port B Remote Interrupt Enables
RBU2DLBC	0x7E	N	0x00	7.54 Receive Port B ATM Up2Down Loopback Cell Count
Unused	0x7F			
RBCDT	0x80	Y	0x78	7.55 Receive Port B Cell Delineation Thresholds
RBFDT	0x81	Y	0x78	7.56 Receive Port B Frame Delineation Thresholds
RBDSLKT	0x82	Y	0x88	7.57 Receive Port B Descrambler Lock Thresholds
RBBEC2	0x83	N	0x00	7.58 Receive Port B Bit Error Count 2
RBBEC1	0x84	N	0x00	7.58 Receive Port B Bit Error Count 1
RBBEC0	0x85	N	0x00	7.58 Receive Port B Bit Error Count 0
Unused	0x86			
Reserved	0x87			
Reserved	0x88			
Unused	0x89 to 0x96			
Reserved	0x97			
Reserved	0x98			

FIGURE 22 e

Register Name	Address	Software Lock	Reset Value	Section and Description
Reserved	0x99			
Reserved	0x9A			
Unused	0x9B			
Reserved	0x9C			
Reserved	0x9D			
Reserved	0x9E			
Reserved	0x9F			
UCFG	0xA0	Y	0x00	7.59 UTOPIA Configuration
UCPL3	0xA1	Y	0x7F	7.60 UTOPIA Connected Port List 3
UCPL2	0xA2	Y	0xFF	7.60 UTOPIA Connected Port List 2
UCPL1	0xA3	Y	0xFF	7.60 UTOPIA Connected Port List 1
UCPL0	0xA4	Y	0xFF	7.60 UTOPIA Connected Port List 0
Reserved	0xA5			
UCSPL	0xA6	Y	0x01	7.61 UTOPIA Connected Sub-Port List
USPAL	0xA7	Y	0x00	7.62 UTOPIA Sub-Port Address Location
USPAM	0xA8	Y	0x07	7.63 UTOPIA Sub-Port Address Mask
MTBQT30	0xA9	Y	0x04	7.64 MTB Queue Threshold 30
MTBQT29	0xAA	Y	0x04	7.64 MTB Queue Threshold 29
MTBQT28	0xAB	Y	0x04	7.64 MTB Queue Threshold 28
MTBQT27	0xAC	Y	0x04	7.64 MTB Queue Threshold 27
MTBQT26	0xAD	Y	0x04	7.64 MTB Queue Threshold 26
MTBQT25	0xAE	Y	0x04	7.64 MTB Queue Threshold 25
MTBQT24	0xAF	Y	0x04	7.64 MTB Queue Threshold 24
MTBQT23	0xB0	Y	0x04	7.64 MTB Queue Threshold 23
MTBQT22	0xB1	Y	0x04	7.64 MTB Queue Threshold 22
MTBQT21	0xB2	Y	0x04	7.64 MTB Queue Threshold 21
MTBQT20	0xB3	Y	0x04	7.64 MTB Queue Threshold 20
MTBQT19	0xB4	Y	0x04	7.64 MTB Queue Threshold 19
MTBQT18	0xB5	Y	0x04	7.64 MTB Queue Threshold 18
MTBQT17	0xB6	Y	0x04	7.64 MTB Queue Threshold 17
MTBQT16	0xB7	Y	0x04	7.64 MTB Queue Threshold 16
MTBQT15	0xB8	Y	0x04	7.64 MTB Queue Threshold 15
MTBQT14	0xB9	Y	0x04	7.64 MTB Queue Threshold 14

FIGURE 22F

Register Name	Address	Software Lock	Reset Value	Section and Description
MTBQT13	0xBA	Y	0x04	7.64 MTB Queue Threshold 13
MTBQT12	0xBB	Y	0x04	7.64 MTB Queue Threshold 12
MTBQT11	0xBC	Y	0x04	7.64 MTB Queue Threshold 11
MTBQT10	0xBD	Y	0x04	7.64 MTB Queue Threshold 10
MTBQT9	0xBE	Y	0x04	7.64 MTB Queue Threshold 9
MTBQT8	0xBF	Y	0x04	7.64 MTB Queue Threshold 8
MTBQT7	0xC0	Y	0x04	7.64 MTB Queue Threshold 7
MTBQT6	0xC1	Y	0x04	7.64 MTB Queue Threshold 6
MTBQT5	0xC2	Y	0x04	7.64 MTB Queue Threshold 5
MTBQT4	0xC3	Y	0x04	7.64 MTB Queue Threshold 4
MTBQT3	0xC4	Y	0x04	7.64 MTB Queue Threshold 3
MTBQT2	0xC5	Y	0x04	7.64 MTB Queue Threshold 2
MTBQT1	0xC6	Y	0x04	7.64 MTB Queue Threshold 1
MTBQT0	0xC7	Y	0x04	7.64 MTB Queue Threshold 0
MTBQFL3	0xC8	N	0x00	7.65 MTB Queue Full 3
MTBQFL2	0xC9	N	0x00	7.65 MTB Queue Full 2
MTBQFL1	0xCA	N	0x00	7.65 MTB Queue Full 1
MTBQFL0	0xCB	N	0x00	7.65 MTB Queue Full 0
MTBQE3	0xCC	N	0x7F	7.66 MTB Queue Empty 3
MTBQE2	0xCD	N	0xFF	7.66 MTB Queue Empty 2
MTBQE1	0xCE	N	0xFF	7.66 MTB Queue Empty 1
MTBQE0	0xCF	N	0xFF	7.66 MTB Queue Empty 0
MTBQF3	0xD0	Y	0x00	7.67 MTB Queue Flush 3
MTBQF2	0xD1	Y	0x00	7.67 MTB Queue Flush 2
MTBQF1	0xD2	Y	0x00	7.67 MTB Queue Flush 1
MTBQF0	0xD3	Y	0x00	7.67 MTB Queue Flush 0
MTBCF3	0xD4	Y	0x00	7.68 MTB Cell Flush 3
MTBCF2	0xD5	Y	0x00	7.68 MTB Cell Flush 2
MTBCF1	0xD6	Y	0x00	7.68 MTB Cell Flush 1
MTBCF0	0xD7	Y	0x00	7.68 MTB Cell Flush 0
QFL	0xD8	Y	0x00	7.69 Queue Flush
MTBQOV3	0xD9	N	0x00	7.70 MTB Queue Overflow 3
MTBQOV2	0xDA	N	0x00	7.70 MTB Queue Overflow 2

FIGURE 22 (cont.)

Register Name	Address	Software Lock	Reset Value	Section and Description
MTBQOV1	0xDB	N	0x00	7.70 MTB Queue Overflow 1
MTBQOV0	0xDC	N	0x00	7.70 MTB Queue Overflow 0
Unused	0xDD to 0xDF			
D2ULBCC	0xE0	N	0x00	7.71 ATM Down2Up Loopback Cell Count
UAA	0xE1	N	0x00	7.72 UTOPIA and ATM Alarms
UAIE	0xE2	N	0x00	7.73 UTOPIA and ATM Interrupt Enables
Unused	0xE3 to 0xF6			
ALFLT3	0xF7	N	0xFF	7.74 ATM Loopback Cell Filter 3
ALFLT2	0xF8	N	0xFF	7.74 ATM Loopback Cell Filter 2
ALFLT1	0xF9	N	0xFF	7.74 ATM Loopback Cell Filter 1
ALFLT0	0xFA	N	0xFF	7.74 ATM Loopback Cell Filter 0
Unused	0xFB			
Reserved	0xFC			
Reserved	0xFD			
Reserved	0xFE			
Reserved	0xFF			

FIGURE 23

	7	6	5	4	3	2	1	0
SLK0 0x00	0	0	0	0	0	0	0	0
SLK1 0x01	0	0	0	0	0	0	0	0

FIGURE 24

7	6	5	4	3	2	1	0
VID[7]	VID[6]	VID[5]	VID[4]	VID[3]	VID[2]	VID[1]	VID[0]

FIGURE 25

7	6	5	4	3	2	1	0
Reserved	Reserved	GIE	LT	RESET	CTI	TIS	SLOCK

FIGURE 26

7	6	5	4	3	2	1	0
Reserved	Reserved	TXPWDN	TXBDEN	TXADEN	TXSYNC	RAPWDN	RBPWDN

FIGURE 27

7	6	5	4	3	2	1	0
Reserved	UP[2]	UP[1]	UP[0]	UDF	UA[2]	UA[1]	UA[0]

FIGURE 28

7	6	5	4	3	2	1	0
UAA	ETXRXA	RBLA	RBPA	RBRA	RALA	RAPA	RARA

FIGURE 29

7	6	5	4	3	2	1	0
UAAIE	ETXRXAIE	RBLAIE	RBPAIE	RBRAIE	RALAIE	RAPAIE	RARAIE

FIGURE 30

7	6	5	4	3	2	1	0
RDSLKOV	SCDIS	CEN	ECCA	ECCB	ABSC	LBA	FTXSCR

FIGURE 31

7	6	5	4	3	2	1	0
TXLL[7]	TXLL[6]	TXLL[5]	TXLL[4]	TXLL[3]	TXLL[2]	TXLL[1]	TXLL[0]

FIGURE 32

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	LLOSC	LLOSA	LLOSB	ETXBR

FIGURE 33

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	LLOSCIE	LLOSAIE	LLOSBIE	ETXBRIE

FIGURE 34

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	ETXSD

FIGURE 35

	7	6	5	4	3	2	1	0
ETXD7 0x0D	ETXD7[7]	ETXD7[6]	ETXD7[5]	ETXD7[4]	ETXD7[3]	ETXD7[2]	ETXD7[1]	ETXD7[0]
ETXD6 0x0E	ETXD6[7]	ETXD6[6]	ETXD6[5]	ETXD6[4]	ETXD6[3]	ETXD6[2]	ETXD6[1]	ETXD6[0]
ETXD5 0x0F	ETXD5[7]	ETXD5[6]	ETXD5[5]	ETXD5[4]	ETXD5[3]	ETXD5[2]	ETXD5[1]	ETXD5[0]
ETXD4 0x10	ETXD4[7]	ETXD4[6]	ETXD4[5]	ETXD4[4]	ETXD4[3]	ETXD4[2]	ETXD4[1]	ETXD4[0]
ETXD3 0x11	ETXD3[7]	ETXD3[6]	ETXD3[5]	ETXD3[4]	ETXD3[3]	ETXD3[2]	ETXD3[1]	ETXD3[0]
ETXD2 0x12	ETXD2[7]	ETXD2[6]	ETXD2[5]	ETXD2[4]	ETXD2[3]	ETXD2[2]	ETXD2[1]	ETXD2[0]
ETXD1 0x13	ETXD1[7]	ETXD1[6]	ETXD1[5]	ETXD1[4]	ETXD1[3]	ETXD1[2]	ETXD1[1]	ETXD1[0]
ETXD0 0x14	ETXD0[7]	ETXD0[6]	ETXD0[5]	ETXD0[4]	ETXD0[3]	ETXD0[2]	ETXD0[1]	ETXD0[0]

FIGURE 36

7	6	5	4	3	2	1	0
DDR[3]	DDR[2]	DDR[1]	DDR[0]	IO[3]	IO[2]	IO[1]	IO[0]

FIGURE 37

7	6	5	4	3	2	1	0
EBRST[3]	EBRST[2]	EBRST[1]	EBRST[0]	ERFHEC	ERCHEC	ERBIP	TXPRBS

	7	6	5	4	3	2	1	0
EEEBIP1 0x17	EBIP1[7]	EBIP1[6]	EBIP1[5]	EBIP1[4]	EBIP1[3]	EBIP1[2]	EBIP1[1]	EBIP1[0]
ERRBIP0 0x18	EBIP0[7]	EBIP0[6]	EBIP0[5]	EBIP0[4]	EBIP0[3]	EBIP0[2]	EBIP0[1]	EBIP0[0]

FIGURE 39

7	6	5	4	3	2	1	0
EHEC[7]	EHEC[6]	EHEC[5]	EHEC[4]	EHEC[3]	EHEC[2]	EHEC[1]	EHEC[0]

FIGURE 40

7	6	5	4	3	2	1	0
Reserved	LNEN	LNSEL	LCLA	LCLB	TXLVLB	D2ULB	U2DLB

FIGURE 41

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	LBMP[4]	LBMP[3]	LBMP[2]	LBMP[1]	LBMP[0]

FIGURE 42

	7	6	5	4	3	2	1	0
ALBCF3 0x1C	ALBCF3[7]	ALBCF3[6]	ALBCF3[5]	ALBCF3[4]	ALBCF3[3]	ALBCF3[2]	ALBCF3[1]	ALBCF3[0]
ALBCF2 0x1D	ALBCF2[7]	ALBCF2[6]	ALBCF2[5]	ALBCF2[4]	ALBCF2[3]	ALBCF2[2]	ALBCF2[1]	ALBCF2[0]
ALBCF1 0x1E	ALBCF1[7]	ALBCF1[6]	ALBCF1[5]	ALBCF1[4]	ALBCF1[3]	ALBCF1[2]	ALBCF1[1]	ALBCF1[0]
ALBCF0 0x1F	ALBCF0[7]	ALBCF0[6]	ALBCF0[5]	ALBCF0[4]	ALBCF0[3]	ALBCF0[2]	ALBCF0[1]	ALBCF0[0]

FIGURE 43

7	6	5	4	3	2	1	0
RALL[7]	RALL[6]	RALL[5]	RALL[4]	RALL[3]	RALL[2]	RALL[1]	RALL[0]

FIGURE 44

7	6	5	4	3	2	1	0
RAELL[7]	RAELL[6]	RAELL[5]	RAELL[4]	RAELL[3]	RAELL[2]	RAELL[1]	RAELL[0]

FIGURE 45

7	6	5	4	3	2	1	0
Reserved	RALLC	RALLM	RALCS	RALDSLL	RALTCLL	RALFLL	ERABF

FIGURE 46

7	6	5	4	3	2	1	0
Reserved	RALLCIE	RALLMIE	RALCSIE	RALDSLLIE	RALTCLLIE	RALFLLIE	ERABFIE

FIGURE 47

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	RAESS	RABEC	RADFLK	RACDIS

FIGURE 48

	7	6	5	4	3	2	1	0
ERAD7 0x26	ERAD7[7]	ERAD7[6]	ERAD7[5]	ERAD7[4]	ERAD7[3]	ERAD7[2]	ERAD7[1]	ERAD7[0]
ERAD6 0x27	ERAD6[7]	ERAD6[6]	ERAD6[5]	ERAD6[4]	ERAD6[3]	ERAD6[2]	ERAD6[1]	ERAD6[0]
ERAD5 0x28	ERAD5[7]	ERAD5[6]	ERAD5[5]	ERAD5[4]	ERAD5[3]	ERAD5[2]	ERAD5[1]	ERAD5[0]
ERAD4 0x29	ERAD4[7]	ERAD4[6]	ERAD4[5]	ERAD4[4]	ERAD4[3]	ERAD4[2]	ERAD4[1]	ERAD4[0]
ERAD3 0x2A	ERAD3[7]	ERAD3[6]	ERAD3[5]	ERAD3[4]	ERAD3[3]	ERAD3[2]	ERAD3[1]	ERAD3[0]
ERAD2 0x2B	ERAD2[7]	ERAD2[6]	ERAD2[5]	ERAD2[4]	ERAD2[3]	ERAD2[2]	ERAD2[1]	ERAD2[0]
ERAD1 0x2C	ERAD1[7]	ERAD1[6]	ERAD1[5]	ERAD1[4]	ERAD1[3]	ERAD1[2]	ERAD1[1]	ERAD1[0]
ERAD0 0x2D	ERAD0[7]	ERAD0[6]	ERAD0[5]	ERAD0[4]	ERAD0[3]	ERAD0[2]	ERAD0[1]	ERAD0[0]

FIGURE 49

	7	6	5	4	3	2	1	0
RAHECC2 0x2E	RAHECC2[7]	RAHECC2[6]	RAHECC2[5]	RAHECC2[4]	RAHECC2[3]	RAHECC2[2]	RAHECC2[1]	RAHECC2[0]
RAHECC1 0x2F	RAHECC1[7]	RAHECC1[6]	RAHECC1[5]	RAHECC1[4]	RAHECC1[3]	RAHECC1[2]	RAHECC1[1]	RAHECC1[0]
RAHECC0 0x30	RAHECC0[7]	RAHECC0[6]	RAHECC0[5]	RAHECC0[4]	RAHECC0[3]	RAHECC0[2]	RAHECC0[1]	RAHECC0[0]

FIGURE 50

	7	6	5	4	3	2	1	0
RAHECT2 0x31	RAHECT2[7]	RAHECT2[6]	RAHECT2[5]	RAHECT2[4]	RAHECT2[3]	RAHECT2[2]	RAHECT2[1]	RAHECT2[0]
RAHECT1 0x32	RAHECT1[7]	RAHECT1[6]	RAHECT1[5]	RAHECT1[4]	RAHECT1[3]	RAHECT1[2]	RAHECT1[1]	RAHECT1[0]
RAHECT0 0x33	RAHECT0[7]	RAHECT0[6]	RAHECT0[5]	RAHECT0[4]	RAHECT0[3]	RAHECT0[2]	RAHECT0[1]	RAHECT0[0]

FIGURE 51

	7	6	5	4	3	2	1	0
RABIPC2 0x34	RABIPC2[7]	RABIPC2[6]	RABIPC2[5]	RABIPC2[4]	RABIPC2[3]	RABIPC2[2]	RABIPC2[1]	RABIPC2[0]
RABIPC1 0x35	RABIPC1[7]	RABIPC1[6]	RABIPC1[5]	RABIPC1[4]	RABIPC1[3]	RABIPC1[2]	RABIPC1[1]	RABIPC1[0]
RABIPC0 0x36	RABIPC0[7]	RABIPC0[6]	RABIPC0[5]	RABIPC0[4]	RABIPC0[3]	RABIPC0[2]	RABIPC0[1]	RABIPC0[0]

	7	6	5	4	3	2	1	0
RABIPT2 0x37	RABIPT2[7]	RABIPT2[6]	RABIPT2[5]	RABIPT2[4]	RABIPT2[3]	RABIPT2[2]	RABIPT2[1]	RABIPT2[0]
RABIPT1 0x38	RABIPT1[7]	RABIPT1[6]	RABIPT1[5]	RABIPT1[4]	RABIPT1[3]	RABIPT1[2]	RABIPT1[1]	RABIPT1[0]
RABIPT0 0x39	RABIPT0[7]	RABIPT0[6]	RABIPT0[5]	RABIPT0[4]	RABIPT0[3]	RABIPT0[2]	RABIPT0[1]	RABIPT0[0]

FIGURE 53

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RAXHEC	RAXBIP

FIGURE 54

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RAXHECIE	RAXBIPIE

FIGURE 55

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	RARCS	RARLOSA	RARLOSB	RARBA	RARDSLL